1 thought on “Hello world!”

Leave a Comment

Your email address will not be published.

Contact Details

Phone Numbers​

+91 9885453480

Email

support@vaalukasolutions.com

Address​

Flat No 101, 102, 1st Floor, RVS SREE HOMES, Maata Bhuwaneswari Society SY No: 51 & 54, Hitech City Main Rd, Khanammet, Telangana 500081

Follow Us

Get in Touch

Delivered Turnkey Project for Fortune 100 listed company

Worked as part of the offshore team for a Tier1 customer l.

Working with a Fortune 800 listed company

Association of 450+ manmonths service in T & M Model

Worked as Offshore team for Malaysia based Tier1 Client

Delivered at an onsite location (Malaysia) for a Tier1 customer.

Worked as Offshore team for US based Client

Regression cleanup of test cases across 5 platforms[Near 500 test scenarios]

Web Application

Great websites add great values to your business From wire-framing to we do it all.

Digital Agency

Great websites add great values to your business From wire-framing to we do it all.

Join us & Excel in your Professional Career with us

Job ID: VS – DE21050900100

Job Title: RTL Design Enginee

Job Description: 

Role and Responsibilities:

  • Proficiency in Verilog/VHDL, System Verilog, C/TCL
  • Experience in any High speed bus interfaces (PCIe/Ethernet/USB) or high bandwidth memory (DDR4/HBM) based IP development is a plus
  • Experience in Xilinx Vivado/ISE tool knowledge and understanding of timing and implementation reports
  • Debug expertise with Xilinx Chipscope (ILA) and Lecroy
  • AMBA AXI, PCIe protocol and Cache expertise is a plus

Job Deliverable:

  • Design Specification creation from Requirement Document
  •  RTL coding in Verilog/System Verilog
  • Lint/CDC runs, report reviews, and analysis
  • IP level simulations and debug
  • Vivado Synthesis, implementation, and timing reviews
  • FPGA Validation and debug with Chipscope
  • Writing Validation test cases in C/tcl

Level of Experience:

  •  1 to 6 years of experience
  •  BE/B.Tech/ME/M.TECH or equivalent ECE/EEE

                Location: Hyderabad

Job ID: VS – VE21050900101

Job Title: RTL Verification Engineer

Job Description: 

Role and Responsibilities:

  • Strong Familiarity with Verification Methodologies such as OVM, UVM, or VMM
  • Previous work experience with High-Speed Serial Protocols (PCIe/USB/Ethernet) or DDR verification with knowledge of AXI
  • Experience in analyzing Code and Functional Coverage
  • Modifying test cases to meet Coverage goals
  • Experience in debugging the regression failures
  • Knowledge of any one scripting language Perl/python/shell
  • AMBA AXI, PCIe protocol, and Cache expertise is a plus

Level of Experience:

  •  1 to 6 years of experience
  •  BE/B.Tech/ME/M.TECH or equivalent ECE/EEE

                Location: Hyderabad/Bangalore

Job ID:VS PD21050900102

Job Title: Physical Design Engineer

Role and Responsibilities:

  • Responsible for Physical Design from Netlist to GDS2 for blocks at the 7nm technology node.

Tool Expertise Required:

  • Hands on experience in ICC2 or Innovus
  • Good control over scripting languages like PERL, TCL and strong debug capabilities
  • Ability to debug/workaround and make progress is a must.
  • Hands-on experience with physical verification tools is beneficial

Level of Experience:

  • 3 to 5 years of experience
  • BE/B.Tech/ME/M.TECH or equivalent ECE/EEE

Location: Hyderabad/Bangalore

About us

Built over with zeal and having a good base in the area of Design Verification by a process-oriented and passionate team who has got 16+ years of industrial experience and 8+ years of managerial experience which can plan and lead a project.

Expertise

Our core team has a very sound understanding of the system specification. We have expertise from architectural design and implementation to functional verification and validation.


Executive team

Our team has working experience on RTL2GDS and Post silicon activities which helps any client to make things quicker in any stage of the project. We provide ingenious solutions beyond the customer enclosure.


Front end Design, Verification, Validation

Our team has extensive hands-on experience on different EDA tools of Cadence, Mentor, Synopsys both with standard and customized flows. We have a team with the capability to build the flow based on the customer requirementsr

Physical Design

Our team has extensive hands-on experience on different EDA tools of Cadence, Mentor, Synopsys both with standard and customized flows. We have a team with the capability to build the flow based on the customer requirementsr

Embedded Software

We have strong Embedded Software development skills and has expertise in Linux and Peta Linux operating Systems Team has proficiency in Embedded C, C++ & Scripting languages (Python/shell/TCL/Perl)